

References

1. Adams, J., Balas, E., Zawack, D.: The shifting bottleneck procedure for job-shop scheduling. *Manag. Sci.* **34**(3), 391–401 (1988)
2. Adelsberger, H.H., Kanet, J.J.: The Leitstand—a new tool in computer-integrated manufacturing. *Prod. Inventory Manag. J.* **32**(1), 43–48 (1991)
3. Agrawal, G.K., Heragu, S.S.: A survey of automated material handling systems in 300-mm semiconductor fabs. *IEEE Trans. Semicond. Manuf.* **19**(1), 112–120 (2006)
4. Akçali, E., Uzsoy, R.: A sequential solution methodology for capacity allocation and lot scheduling problems for photolithography. In: *Proceedings of the Twenty-Sixth IEEE/CPMT International Electronics Manufacturing Technology Symposium*, pp. 374–381 (2000)
5. Akçali, E., Nemoto, K., Uzsoy, R.: Cycle-time improvements for photolithography process in semiconductor manufacturing. *IEEE Trans. Semicond. Manuf.* **14**(1), 48–56 (2001)
6. Allen, C.: The impact of network topology on rational-function models of the cycle time-throughput curve. Master's thesis, Northwestern University (2004)
7. Almeder, C., Preusser, M., Hartl, R.F.: Simulation and optimization of supply chains: alternative or complementary approaches? *OR Spectrum* **31**(1), 95–119 (2009)
8. Ankenman, B.E., Bekki, J.M., Fowler, J.W., Mackulak, G.T., Nelson, B.L.: Simulation in production planning—an overview with emphasis on recent developments in cycle time estimation. In: Kempf, K.G., Keskinozak, P., Uzsoy, R. (eds.) *Planning Production and Inventories in the Extended Enterprise*, pp. 565–591. Springer, Berlin (2011)
9. Appleton-Day, K., Shao, L.: Real-time dispatch gets real-time results in AMD's Fab 25. In: *Proceedings of the 1997 IEEE/SEMI Advanced Semiconductor Manufacturing Conference*, pp. 444–447 (1997)
10. Applied-Materials. Applied Real-Time Dispatcher (2011). <http://www.appliedmaterials.com/services-software/library/apf-rtd-apf-reporter>
11. Ashby, J.R., Uzsoy, R.: Scheduling and order release in a single stage production system. *J. Manuf. Syst.* **14**(4), 290–305 (1995)
12. Asmundsson, J., Rardin, R.L., Uzsoy, R.: Tractable nonlinear production planning models for semiconductor wafer fabrication facilities. *IEEE Trans. Semicond. Manuf.* **19**(1), 95–111 (2006)
13. Asmundsson, J., Rardin, R.L., Turkseven, C.H., Uzsoy, R.: Production planning with resources subject to congestion. *Nav. Res. Logist.* **56**(2), 142–157 (2009)

14. Atherton, L.F., Atherton, R.W.: *Wafer Fabrication: Factory Performance and Analysis*. Kluwer Academic Publishers, Norwell (1995)
15. Aytug, H., Kempf, K., Uzsoy, R.: Measures of subproblem criticality in decomposition algorithms for shop scheduling. *Int. J. Prod. Res.* **41**(5), 865–882 (2003)
16. Bahaji, N., Kuhl, M.E.: A simulation study of new multi-objective composite dispatching rules, CONWIP, and push lot release in semiconductor fabrication. *Int. J. Prod. Res.* **46**(14), 3801–3824 (2008)
17. Bai, X., Srivatsan, N., Gershwin, S.B.: Hierarchical real-time scheduling of a semiconductor fabrication facility. In: *Proceedings of the Ninth IEEE International Electronics Manufacturing Technology Symposium*, pp. 312–317 (1990)
18. Balasubramanian, H., Mönch, L., Fowler, J.W., Pfund, M.E.: Genetic algorithm based scheduling of jobs with incompatible families on parallel batch machines. *Int. J. Prod. Res.* **42**(8), 1621–1638 (2004)
19. Balasubramanian, H., Fowler, J.W., Pfund, M.E.: Single machine bicriteria scheduling using the apparent tardiness cost heuristic. In: *Proceedings of the 2006 Industrial Engineering Research Conference* (2006)
20. Banerjee, A.: Global trends in supply chain planning in semiconductor industry. *SETLabs Briefings* **5**(3), 1–11 (2007)
21. Banks, J., Carson, J.S., Nelson, B.L.: *Discrete-Event System Simulation*, 2nd edn. Prentice Hall, Upper Saddle River (1999)
22. Barahona, F., Bermon, S., Günlük, O., Hood, S.J.: Robust capacity planning in semiconductor manufacturing. *Nav. Res. Logist.* **52**(5), 459–468 (2005)
23. Barua, A., Raghavan, N., Upasani, A.A., Uzsoy, R.: Implementing global factory schedules in the face of stochastic disruptions. *Int. J. Prod. Res.* **43**(4), 793–818 (2005)
24. Bermon, S., Hood, S.J.: Capacity optimization planning system (CAPS). *Interfaces* **29**(5), 31–50 (1999)
25. Bertsimas, D., Tsitsiklis, J.N.: *Introduction to Linear Optimization*. Athena Scientific, Dynamic Ideas, Belmont (1997)
26. Bianco, L., Ricciardelli, S., Rinaldi, G., Sassano, A.: Scheduling tasks with sequence-dependent processing times. *Nav. Res. Logist.* **35**(2), 177–184 (1988)
27. Birge, J.R., Louveaux, F.: *Introduction to Stochastic Programming*. Springer, New York (1997)
28. Bixby, R., Burda, R., Miller, D.: Short-interval detailed production scheduling in 300mm semiconductor manufacturing using mixed integer and constraint programming. In: *Proceedings of the 2006 IEEE/SEMI Advanced Semiconductor Manufacturing Conference*, pp. 148–154 (2006)
29. Blackstone, J.H., Hogg, G.L., Phillips, D.T.: A state-of-the-art survey of dispatching rules for manufacturing job shop operations. *Int. J. Prod. Res.* **20**(1), 27–45 (1982)
30. Blazewicz, J., Pesch, E., Sterna, M.: The disjunctive graph machine representation of the job shop scheduling problem. *Eur. J. Oper. Res.* **127**(2), 317–331 (2000)
31. Box, G.E.P.: Robustness in the strategy of model building. In: Launer, R.L., Wilkinson, G.N. (eds.) *Robustness in Statistics*. Academic Press, New York (1979)
32. Brandimarte, P., Rigodanza, M., Roero, L.: Conceptual modeling of an object-oriented scheduling architecture based on the shifting bottleneck procedure. *IIE Trans.* **32**(10), 921–929 (2000)
33. Brown, S., Chance, F., Fowler, J.W., Robinson, J.K.: A centralized approach to factory simulation. *Future Fab Int.* **3**, 83–86 (1997)
34. Brucker, P.: *Scheduling Algorithms*, 5th edn. Springer, Berlin (2007)
35. Brucker, P., Knust, S.: *Complex Scheduling*. Springer, Berlin (2006)

36. Brucker, P., Gladky, A., Hoogeveen, H., Kovalyov, M.Y., Potts, C.N., Tautenhahn, T., van de Velde, S.: Scheduling a batching machine. *J. Scheduling* **1**(1), 31–54 (1998)
37. Bullock, M., Fowler, J.W., Pfund, M.E.: Evaluation of lot dispatching rules for semiconductor manufacturing. In: Proceedings of the 11th Annual Industrial Engineering Research Conference (2003)
38. Bussmann, S.: An agent-oriented design methodology for production control. PhD thesis, University of Southampton (2003)
39. Bussmann, S., Jennings, N.R., Wooldridge, M.: On the identification of agents in the design of production control systems. In: Proceedings First International Workshop on Agent-Oriented Software Engineering, pp. 141–162 (2001)
40. Bussmann, S., Jennings, N.R., Wooldridge, M.: Re-use of interaction protocols for agent-based control applications. In: Proceedings Third International Workshop on Agent-Oriented Software Engineering, pp. 73–87 (2003)
41. Byrne, P.J.: An analysis of semiconductor reticle management using discrete event simulation. In: Proceedings of the 2007 Summer Computer Simulation Conference, pp. 593–600 (2007)
42. Cakici, E., Mason, S.J.: Parallel machine scheduling subject to auxiliary resource constraints. *Prod. Plann. Contr.* **18**(3), 217–225 (2007)
43. Chambers, R.J., Carraway, R.L., Lowe, T.J., Morin, T.L.: Dominance and decomposition heuristics for single machine scheduling. *Oper. Res.* **39**(4), 639–647 (1991)
44. Chandra, P., Gupta, S.: Managing batch processors to reduce lead time in a semiconductor packaging line. *Int. J. Prod. Res.* **35**(3), 611–633 (1997)
45. Chen, Y., Pfund, M.E., Fowler, J.W., Montgomery, D.C., Callarman, T.E.: Robust scaling parameters for composite dispatching rules. *IEE Trans.* **42**(11), 842–853 (2010)
46. Cheng, R.C.H., Kleijnen, J.P.C.: Improved design of queueing simulation experiments with highly heteroscedastic responses. *Oper. Res.* **47**(5), 762–777 (1999)
47. Cherbakov, L., Meissner, G., Osipov, C., Walker, L.: Service Oriented Architecture—SOA: IBM microelectronics “factory in a box” (2007). <http://www.ibm.com/developerworks/webservices/library/ws-soa-in-action/>
48. Chiang, T.-C., Cheng, H.-C., Fu, L.-C.: A memetic algorithm for minimizing total weighted tardiness on parallel batch machines with incompatible job families and dynamic job arrival. *Comput. Oper. Res.* **37**(12), 2257–2269 (2010)
49. Chien, C.-F., Dauzère-Pérès, S., Ehm, H., Fowler, J.W., Jiang, Z., Krishnaswamy, S., Mönch, L., Uzsoy, R.: Modelling and analysis of semiconductor manufacturing in a shrinking world: challenges and successes. *Eur. J. Ind. Eng.* **5**(3), 254–271 (2011)
50. Chung, S.-L., Jeng, M.: An overview of semiconductor fab automation systems. In: Proceedings of the 2003 IEEE International Conference on Robotics and Automation, pp. 1050–1055 (2003)
51. Cigolini, R., Perona, M., Portioli, A.: Comparison of order review and release techniques in a dynamic and uncertain job shop environment. *Int. J. Prod. Res.* **36**(11), 2931–2951 (1998)
52. Cigolini, R., Perona, M., Portioli, A., Zambelli, T.: A new dynamic look-ahead scheduling procedure for batching machines. *J. Scheduling* **5**(2), 185–204 (2002)
53. Cochran, J.K., Horng, S.M., Fowler, J.W.: A multi-population genetic algorithm to solve multi-objective scheduling problems for parallel machines. *Comput. Oper. Res.* **30**(7), 1087–1102 (2003)
54. Cogez, P.: The effect of uncertainty on production release policies. Master’s thesis, University of California, Berkeley (1990)
55. Curry, G.L., Feldmann, R.M.: *Manufacturing Systems Modeling and Analysis*. Springer, Berlin (2009)

56. Dabbas, R.M., Chen, H.-N., Fowler, J.W., Shunk, D.L.: A combined dispatching criteria approach to scheduling semiconductor manufacturing systems. *Comput. Ind. Eng.* **39**(3-4), 307–324 (2001)
57. Dabbas, R.M., Fowler, J.W.: A new scheduling approach using combined dispatching criteria in wafer fabs. *IEEE Trans. Semicond. Manuf.* **16**(3), 501–510 (2003)
58. Dabbas, R.M., Fowler, J.W., Rollier, D.A., McCarville, D.: Multiple response optimization using mixture-designed experiments and desirability functions in semiconductor scheduling. *Int. J. Prod. Res.* **41**(5), 939–961 (2003)
59. Dautère-Pérès, S., Lassere, J.B.: A modified shifting bottleneck procedure for job-shop scheduling. *Int. J. Prod. Res.* **31**(4), 923–932 (1993)
60. Davis, W.J.: On-line simulation: need and evolving research requirements. In: Banks, J. (ed.) *Handbook of Simulation*, pp. 465–516. Wiley, New York (1998)
61. Dayhoff, J.E., Atherton, R.W.: Signature analysis of dispatch schemes in wafer fabrication. *IEEE Trans. Compon. Hybrids Manuf. Tech.* **9**(4), 518–525 (1986)
62. Deb, R., Serfozo, R.F.: Optimal control of batch service queues. *Adv. Appl. Probab.* **5**(2), 340–361 (1973)
63. Demirkol, E., Uzsoy, R.: Performance of decomposition methods for complex workshops under multiple criteria. *Comput. Ind. Eng.* **33**(1/2), 261–264 (1997)
64. Demirkol, E., Uzsoy, R.: Decomposition methods for reentrant flow shops with sequence dependent setup-times. *J. Scheduling* **3**(3), 155–177 (2000)
65. Demirkol, E., Mehta, S., Uzsoy, R.: A computational study of shifting bottleneck procedures for shop scheduling problems. *J. Heuristics* **3**(2), 111–137 (1997)
66. Derringer, G., Suich, R.: Simultaneous optimization of several response variables. *J. Qual. Tech.* **12**(4), 214–219 (1980)
67. Devpura, A., Fowler, J.W., Carlyle, M.W., Perez, I.: Minimizing total weighted tardiness on single batch process machine with incompatible job families. In: *Proceedings of the Symposium on Operations Research (OR 2000)*, pp. 366–371 (2000)
68. Diaz, S.L., Fowler, J.W., Pfund, M.E., Mackulak, G.T., Hickie, M.: Evaluating the impact of reticle requirements in semiconductor wafer fabrication. *IEEE Trans. Semicond. Manuf.* **18**(4), 622–632 (2005)
69. Dorndorf, U., Pesch, E.: Evolution based learning in a job shop scheduling environment. *Comput. Oper. Res.* **22**(1), 25–40 (1995)
70. Dowsland, K., Dowsland, W.: Packing problems. *Eur. J. Oper. Res.* **56**(1), 2–14 (1992)
71. Driessel, R., Mönch, L.: Simulation framework for complex manufacturing systems with automated material handling. In: *Proceedings of the 2007 Winter Simulation Conference*, pp. 1713–1721 (2007)
72. Driessel, R., Mönch, L.: Variable neighborhood search approaches for scheduling jobs on parallel machines with sequence-dependent setup times, precedence constraints, and ready times. *Comput. Ind. Eng.* **61**(2), 336–345 (2011)
73. Driessel, R., Mönch, L.: An integrated scheduling and material handling approach for complex job shops: a computational study. *Int. J. Prod. Res.*, accepted for publication (2012)
74. Duarte, B.M., Fowler, J.W., Knutson, K., Gel, E., Shunk, D.L.: A compact abstraction of manufacturing nodes in a supply network. *Int. J. Simulat. Process Model.* **3**(3), 115–126 (2007)
75. Dümmler, M.: Using simulation and genetic algorithms to improve cluster tool performance. In: *Proceedings of the 1999 Winter Simulation Conference*, pp. 875–879 (1999)
76. Dümmler, M.: Modeling and optimization of cluster tools in semiconductor manufacturing. PhD thesis, University of Würzburg (2004)
77. FabTime. Fabtime dispatching module (2011). <http://www.fabtime.com/dispatch.shtml>

78. Falkenauer, E.: *Genetic Algorithms and Grouping Problems*. Wiley, Chichester (1998)
79. FIPA. Foundation for Intelligent Physical Agents (FIPA) (2011). <http://www.fipa.org/>
80. Fischmann, C., Böttinger, F., Wertz, R., Kunz, C.: Buffer management for automated material handling systems in semiconductor industries. In: *Proceedings 22nd European Conference on Modeling and Simulation (ECMS 2008)*, pp. 423–427 (2008)
81. Fleischmann, B., Meyr, H., Wagner, M.: Advanced planning. In: Stadtler, H., Kilger, C. (eds.) *Supply Chain Management and Advanced Planning*, 4th edn., pp. 81–106. Springer, Berlin (2008)
82. Foster, L., Pillai, D.: 300 mm wafer fab logistics and automated material handling systems. In: Doering, R., Nishi, Y. (eds.) *Handbook of Semiconductor Manufacturing Technology*, pp. 33–1–33–67. CRC Press, USA (2007)
83. Fowler, J.W., Robinson, J.: Measurement and improvement of manufacturing capacity (MIMAC): Final report. Technical Report 95062861A-TR, SEMATECH, Austin, TX (1995)
84. Fowler, J.W., Phillips, D.T., Hogg, G.L.: Real-time control of multiproduct bulk-service semiconductor manufacturing processes. *IEEE Trans. Semicond. Manuf.* **5**(2), 158–163 (1992)
85. Fowler, J.W., Hogg, G.L., Phillips, D.T.: Control of multiproduct bulk server diffusion/oxidation processes. Part 2: multiple servers. *IIE Trans. Scheduling Logistics* **32**(2), 167–176 (2000)
86. Fowler, J.W., Park, S., Mackulak, G.T., Shunk, D.L.: Efficient cycle time-throughput curve generation using a fixed sample size procedure. *Int. J. Prod. Res.* **39**(12), 2595–2613 (2001)
87. Fowler, J.W., Hogg, G.L., Mason, S.J.: Workload control in the semiconductor industry. *Prod. Plann. Contr.* **13**(7), 568–578 (2002)
88. Fowler, J.W., Horng, S., Cochran, J.K.: A hybridized genetic algorithm to solve parallel machine scheduling problems with sequence dependent setups. *Int. J. Ind. Eng.* **10**(3), 232–243 (2003)
89. Fowler, J.W., Rose, O.: Grand challenges in modeling and simulation of complex manufacturing systems. *SIMULATION—Trans. Soc. Model. Simulat. Int.* **80**(9), 469–476 (2004)
90. Framinan, J.M., Ruiz, R.: Architecture of manufacturing scheduling systems: literature review and an integrated proposal. *Eur. J. Oper. Res.* **205**(2), 237–246 (2010)
91. Fu, M.C., Antradóttir, S., Carson, J.S., Glover, F., Harrell, C.R., Ho, Y.-C., Kelly, J.P., Robinson, S.M.: Integrating optimization and simulation: research and practice. In: *Proceedings of the 2000 Winter Simulation Conference*, pp. 610–616 (2000)
92. Fu, M.C.: Optimization for simulation: theory vs. practice. *INFORMS J. Comput.* **14**(3), 192–215 (2002)
93. Gan, B.P., Liow, M., Gupta, A.K., Lendermann, P., Turner, S.J., Wang, X.G.: Analysis of a borderless fab using interoperating AutoSched AP models. *Int. J. Prod. Res.* **45**(3), 675–697 (2007)
94. Garey, M.R., Johnson, D.S.: *Computers and Intractability: A Guide to the Theory of NP-Completeness*. Freeman, New York (1979)
95. Geiger, C.D., Uzsoy, R.: Learning effective dispatching rules for batch processor scheduling. *Int. J. Prod. Res.* **46**(6), 1431–1454 (2008)
96. Geiger, C.D., Uzsoy, R., Aytug, H.: Rapid modeling and discovery of priority dispatching rules: an autonomous learning approach. *J. Scheduling* **9**(1), 7–34 (2006)
97. Geng, N., Jiang, Z.: A review on strategic capacity planning in the semiconductor manufacturing industry. *Int. J. Prod. Res.* **47**(13), 3639–3655 (2009)

98. Geng, N., Jiang, Z., Chen, F.: Stochastic programming based capacity planning for semiconductor wafer fab with uncertain demand. *Eur. J. Oper. Res.* **198**, 899–908 (2009)
99. Glassey, P.G.: A comparison of release rules using BLOCS/M simulation. Master's thesis, University of California, Berkeley (1990)
100. Glassey, C.R., Resende, M.G.C.: Closed-loop job release control for VLSI circuit manufacturing. *IEEE Trans. Semicond. Manuf.* **1**(1), 36–46 (1988)
101. Glassey, C.R., Weng, W.W.: Dynamic batching heuristic for simultaneous processing. *IEEE Trans. Semicond. Manuf.* **4**(2), 77–82 (1991)
102. Glover, F., Laguna, M.: *Tabu Search*. Kluwer Academic Publisher, Norwell, MA (1997)
103. Goldberg, D.E.: *Genetic Algorithms in Search, Optimization and Machine Learning*. Addison-Wesley, Reading (1989)
104. Goldratt, E.M., Cox, J.I.: *The Goal: A Process of Ongoing Improvement*. North River Press, Croton-on-Hudson, New York (1986)
105. Goldratt, E.M., Fox, R.: *The Race*. North River Press, Croton-on-Hudson, New York (1986)
106. Gören, S., Sabuncuoglu, I.: Robustness and stability measures for scheduling: single-machine environment. *IIE Trans.* **40**(1), 66–83 (2008)
107. Graham, R.L., Lawler, E.L., Lenstra, J.K., Rinnooy Kan, A.H.G.: Optimization and approximation in deterministic sequencing and scheduling: a survey. *Ann. Discrete Math.* **5**, 287–326 (1979)
108. Graves, S.C.: A tactical planning model for a job shop. *Oper. Res.* **34**(4), 522–533 (1986)
109. Günther, H.-O.: Supply chain management and advanced planning systems: a tutorial. In: Günther, H.-O., Mattfeld, D.C., Suhl, L. (eds.) *Supply Chain Management und Logistik: Optimierung, Simulation, Decision Support*, pp. 3–40. Physica, Heidelberg (2005)
110. Gupta, J.N.D., Ruiz, R., Fowler, J.W., Mason, S.J.: Operational planning and control of semiconductor wafer production. *Prod. Plann. Contr.* **17**(7), 639–647 (2006)
111. Gurnani, H., Anupindi, R., Akella, R.: Control of batch processing systems in semiconductor wafer fabrication facilities. *IEEE Trans. Semicond. Manuf.* **5**(4), 319–328 (1992)
112. Habenicht, I., Mönch, L.: A finite-capacity beam-search-algorithm for production scheduling in semiconductor manufacturing. In: *Proceedings of the 2002 Winter Simulation Conference*, pp. 1406–1413 (2002)
113. Habla, C., Mönch, L.: Solving volume and capacity planning problems in semiconductor manufacturing: a computational study. In: *Proceedings of the 2008 Winter Simulation Conference*, pp. 2260–2266 (2008)
114. Ham, M., Fowler, J.W.: Scheduling of wet etch and furnace operations with next arrival control heuristic. *Int. J. Adv. Manuf. Technol.* **38**, 1006–1017 (2008)
115. Hansen, P., Mladenović, N.: Variable neighborhood search: principles and applications. *Eur. J. Oper. Res.* **130**(3), 449–467 (2001)
116. Haupt, R.: A survey of priority rule-based scheduling. *OR Spektrum* **11**(1), 3–16 (1989)
117. Hood, S.J., Bermon, S., Barahona, F.: Capacity planning under demand uncertainty for semiconductor manufacturing. *IEEE Trans. Semicond. Manuf.* **16**(2), 273–280 (2003)
118. Hooke, R., Jeeves, T.A.: Direct search solution of numerical statistical problems. *J ACM* **8**(2), 212–229 (1961)
119. Hopp, W.J., Spearman, M.L.: *Factory Physics*, 2nd edn. Irwin, McGraw-Hill, Boston (2000)

120. Hung, Y.-F., Leachman, R.C.: A production planning methodology for semiconductor manufacturing based on iterative simulation and linear programming calculations. *IEEE Trans. Semicond. Manuf.* **9**(2), 257–269 (1996)
121. Hung, Y.-F., Leachman, R.C.: Reduced simulation models of wafer fabrication facilities. *Int. J. Prod. Res.* **37**(12), 2685–2701 (1999)
122. Hutcheson, J.D.: Introduction to semiconductor equipment. In: Nishi, Y., Doering, R. (eds.) *Handbook of Semiconductor Manufacturing Technology*, pp. 23–33. Marcel Dekker, New York (2000)
123. Irdem, D.F.: Evaluation of clearing functions' fitting methodology and performance of production planning models. Master's thesis, North Carolina State University, Raleigh, North Carolina (2009)
124. Irdem, D.F., Kacar, N.B., Uzsoy, R.: An exploratory analysis of two iterative linear programming—simulation approaches for production planning. *IEEE Trans. Semicond. Manuf.* **23**(3), 442–455 (2010)
125. Jacobs, F.R.: OPT uncovered: many production and scheduling concepts can be applied with or without the software. *J. Ind. Eng.* **16**(10), 32–41 (1984)
126. Jampani, J., Mason, S.J.: Column generation heuristic for complex job shop multiple orders per job scheduling. *Comput. Ind. Eng.* **58**(1), 108–118 (2010)
127. Jampani, J., Pohl, E.A., Mason, S.J., Mönch, L.: Integrated heuristics for scheduling multiple order jobs in a complex job shop. *IJMHeur* **1**(2), 156–180 (2010)
128. Jeong, B.H., Randhawa, S.U.: A multi-attribute dispatching rule for automated guided vehicle systems. *Int. J. Prod. Res.* **39**(13), 2817–2832 (2001)
129. Jia, J., Mason, S.J.: Semiconductor manufacturing scheduling of jobs containing multiple orders on identical parallel machines. *Int. J. Prod. Res.* **47**(10), 2565–2585 (2009)
130. Jimenez, J., Kim, B., Fowler, J.W., Mackulak, G., Choung, Y.I., Kim, D.-J.: Operational modeling and simulation of an inter-bay AMHS in semiconductor wafer fabrication. In: *Proceedings of the 2002 Winter Simulation Conference*, pp. 1377–1382 (2002)
131. Jimenez, J., Mackulak, G.T., Fowler, J.W.: Levels of capacity and material handling system modeling for factory integration decision making in semiconductor wafer fabs. *IEEE Trans. Semicond. Manuf.* **21**(4), 600–613 (2008)
132. Johnson, R.T., Yang, F., Ankenman, B.E., Nelson, B.L.: Nonlinear regression fits for simulated cycle time vs. throughput curves for semiconductor manufacturing. In: *Proceedings of the 2004 Winter Simulation Conference*, pp. 1951–1955 (2004)
133. Johnzén, C.: Modeling and optimizing flexible capacity allocation in semiconductor manufacturing. PhD thesis, Ecole Nationale Supérieure des Mines de Saint-Etienne (2009)
134. Kacar, N.B., Uzsoy, R.: Estimating clearing functions from simulation data. In: *Proceedings of the 2010 Winter Simulation Conference*, pp. 1699–1710 (2010)
135. Kallrath, J., Maindl, T.I.: *Real Optimization with SAP APO*. Springer, Berlin (2006)
136. Karmarkar, U.S.: Capacity loading and release planning with work-in-progress (WIP) and lead-times. *J. Manuf. Oper. Manag.* **2**, 105–123 (1989)
137. Kempf, K., Uzsoy, R., Wang, C.-S.: Scheduling a single batch processing machine with secondary resource constraints. *J. Manuf. Syst.* **17**(1), 37–51 (1998)
138. Kendall, D.G.: Stochastic processes occurring in the theory of queues and their analysis by the method of the imbedded Markov chain. *Ann. Math. Stochast.* **24**(3), 338–354 (1953)
139. Kim, B., Kim, S.: Extended model for a hybrid production planning approach. *Int. J. Prod. Econ.* **73**(2), 165–173 (2001)
140. Kim, S.Y., Lee, Y.H., Agnihotri, D.: A hybrid approach to sequencing jobs using heuristic rules and neural networks. *Prod. Plann. Contr.* **6**(5), 445–454 (1995)

141. Kimms, A.: Stability measures for rolling schedules with applications to capacity expansion planning, master production scheduling and lot sizing. *Omega—Int. J. Manag. Sci.* **26**(3), 355–366 (1998)
142. Kirkpatrick, S., Gelatt, C.D., Vecchi, M.P.: Optimization by simulated annealing. *Science* **220**(4598), 671–680 (1983)
143. Kleijnen, J.P.C., van Beers, W.C.M.: Application-driven sequential designs for simulation experiments: Kriging metamodeling. *J. Oper. Res. Soc.* **55**(9), 876–883 (2004)
144. Kleinberg, J., Tardos, E.: *Algorithm Design*. Pearson/Addison-Wesley, Boston (2006)
145. Klemmt, A., Horn, S., Weigert, G., Hielscher, T.: Simulation-based and solver-based optimization approaches for batch processes in semiconductor manufacturing. In: *Proceedings of the 2008 Winter Simulation Conference*, pp. 2041–2049 (2008)
146. Klemmt, A., Weigert, G., Almeder, C., Mönch, L.: A comparison of MIP-based decomposition techniques and VNS approaches for batch scheduling problems. In: *Proceedings of the 2009 Winter Simulation Conference*, pp. 1686–1694 (2009)
147. Klemmt, A., Lange, J., Weigert, G., Lehmann, F., Seyfert, J.: A multistage mathematical programming based scheduling approach for the photolithography area in semiconductor manufacturing. In: *Proceedings of the 2010 Winter Simulation Conference*, pp. 2474–2485 (2010)
148. Knust, S.: *Shop-scheduling problems with transportation*. PhD thesis, University of Osnabrück (1999)
149. Laub, J.D., Fowler, J.W., Keha, A.B.: Minimizing makespan with multiple-orders-per-job in a two-machine flowshop. *Eur. J. Oper. Res.* **182**(1), 63–79 (2007)
150. Law, A.W.: *Simulation Modeling and Analysis*, 4th edn. McGraw-Hill, Boston (2007)
151. Lawler, E.L.: A “pseudopolynomial” time algorithm for sequencing jobs to minimize total weighted tardiness. *Ann. Discrete Math.* **1**, 331–342 (1977)
152. Le Pape, C.: Implementation of resource constraints in ILOG SCHEDULE: a library for the development of constraint-based scheduling systems. *Intell. Syst. Eng.* **3**(2), 55–66 (1994)
153. Leach, S.E., Fowler, J.W., Mackulak, G.T., Nelson, B.L., Marquis, J.L.: Asymptotic variance-based sampling for simulating cycle time—throughput curves. ASU Working Paper Series ASUIE-ORPS-2005-003, Arizona State University, Tempe (2005)
154. Leachman, R.C.: *Production planning and scheduling practises across the semiconductor industry*. SEMATECH Technology Transfer 94092559A-XFR (1995)
155. Leachman, R.C., Hodges, D.A.: Benchmarking semiconductor manufacturing. *IEEE Trans. Semicond. Manuf.* **9**(2), 158–169 (1996)
156. Leachman, R.C., Solorzano, M., Glassey, C.R.: A queue management policy for the release of factory work orders. In: *Proceedings of the ORSA/TIMS Conference* (1989)
157. Lee, T.-E.: A review of scheduling theory and methods for semiconductor manufacturing cluster tools. In: *Proceedings of the 2008 Winter Simulation Conference*, pp. 2127–2135 (2008)
158. Lee, T.-E.: *Semiconductor manufacturing automation*. In: Nof, S. (ed.) *Handbook on Automation*, pp. 911–926. Springer, Berlin (2009)
159. Lee, Y.-H., Pinedo, M.: Scheduling jobs on parallel machines with sequence-dependent setup times. *Eur. J. Oper. Res.* **100**(3), 464–474 (1997)
160. Levine, D.: Application of a hybrid genetic algorithm to airline crew scheduling. *Comput. Oper. Res.* **23**(6), 547–558 (1996)

161. Liao, D.-Y., Fu, H.-S.: Speedy delivery—dynamic OHT allocation and dispatching in large-scale, 300-mm AMHS management. *IEEE Robot. Autom. Mag.* **11**(3), 22–32 (2004)
162. Liao, D.-Y., Wang, C.-N.: Differentiated preemptive dispatching for automatic materials handling services in 300 mm semiconductor foundry. *Int. J. Adv. Manuf. Tech.* **29**(9-10), 890–896 (2005)
163. Lin, J.T., Wang, F.-K., Yen, P.-Y.: Simulation analysis of dispatching rules for an automated interbay material handling system in wafer fab. *Int. J. Prod. Res.* **39**(6), 1221–1238 (2001)
164. Lin, C.-H., Hwang, S.-L., Wang, M.-Y.E.: The mythical advanced planning systems in complex manufacturing environment. In: Proceedings of the 12th IFAC Conference on Information Control Problems in Manufacturing, pp. 691–696 (2006)
165. Little, J.D.C.: A proof for the queuing formula $L = \lambda W$. *Oper. Res.* **9**(3), 383–387 (1961)
166. Lou, S.X., Kager, P.W.: A robust production control policy for VLSI wafer fabrication. *IEEE Trans. Semicond. Manuf.* **2**(4), 159–164 (1989)
167. Lou, S., Yan, H., Sethi, S., Gardel, A., Deosthali, P.: Hub-centred production control of wafer fabrication. In: Proceedings of the 1990 IEEE/SEMI Advanced Semiconductor Manufacturing Conference, pp. 27–32 (1990)
168. Lozinski, C., Glassey, C.R.: Bottleneck starvation indicators for shop floor control. *IEEE Trans. Semicond. Manuf.* **1**(4), 147–153 (1988)
169. Lu, S.C.H., Ramaswamy, D., Kumar, P.R.: Efficient scheduling policies to reduce mean and variance of cycle-time in semiconductor manufacturing plants. *IEEE Trans. Semicond. Manuf.* **7**(3), 374–388 (1994)
170. Martin-Vega, L.A., Pippin, M., Gerdon, E., Burcham, R.: Applying just-in-time in a wafer fab: a case study. *IEEE Trans. Semicond. Manuf.* **2**(1), 16–21 (1989)
171. Mason, S.J., Chen, J.-S.: Scheduling multiple orders per job in a single machine to minimize total completion time. *Eur. J. Oper. Res.* **207**(1), 70–77 (2010)
172. Mason, S.J., Fowler, J.W., Carlyle, M.W.: A modified shifting bottleneck heuristic for minimizing the total weighted tardiness in a semiconductor wafer fab. *J. Scheduling* **5**(3), 247–262 (2002)
173. Mason, S.J., Jin, S., Wessels, M.C.: Rescheduling strategies for minimizing total weighted tardiness in complex job shops. *Int. J. Prod. Res.* **42**(3), 613–628 (2004)
174. Mason, S.J., Qu, P., Kutanoglu, E., Fowler, J.W.: The single machine multiple orders per job scheduling problem. Technical Report ASUIE-ORPS-2004-004, Arizona State University, Tempe, AZ (2004)
175. Mason, S.J., Fowler, J.W., Carlyle, M.W., Montgomery, D.C.: Heuristics for minimizing total weighted tardiness in complex job shops. *Int. J. Prod. Res.* **43**(10), 1943–1963 (2005)
176. Mathirajan, M., Sivakumar, A.I.: A literature review, classification and simple meta-analysis on scheduling of batch processors in semiconductor. *Int. J. Adv. Manuf. Tech.* **29**(9-10), 990–1001 (2006)
177. McAllister, C.D., Altunbas, B., Frank, M., Potoradi, J.: Implementation of response surface methodology using variance reduction techniques in semiconductor manufacturing. In: Proceedings of the 2001 Winter Simulation Conference, pp. 1225–1230 (2001)
178. McClellan, M.: *Applying Manufacturing Execution Systems*. St. Lucie Press, Boca Raton (1997)
179. McFarlane, D.C., Bussmann, S.: Holonic manufacturing control: rationales, developments and open issues. In: Deen, M.S. (ed.) *Agent-Based Manufacturing—Advances in the Holonic Approach*, pp. 303–326. Springer, Berlin (2003)
180. Mehta, S.V., Uzsoy, R.: Minimizing total tardiness on a batch processing machine with incompatible job families. *IIE Trans.* **30**(2), 165–178 (1998)

181. Mesarović, M.D., Takahara, Y.: *Abstract Systems Theory. Lecture Notes in Control and Information Sciences*. Springer, Berlin (1989)
182. Meyer, H., Fuchs, F., Thiel, K.: *Manufacturing Execution Systems: Optimal Design, Planning, and Deployment*. McGraw-Hill, New York (2009)
183. Michalewicz, Z.: *Genetic Algorithms + Data Structures = Evolution Programs*. 3rd edn. Springer, Berlin (1996)
184. Miller, D.J.: Simulation of a semiconductor manufacturing line. *Comm. ACM* **30**(10), 98–108 (1990)
185. Missbauer, H.: Aggregate order release planning for time-varying demand. *Int. J. Prod. Res.* **40**(3), 699–718 (2002)
186. Mittler, M., Schömig, A.: Comparison of dispatching rules for reducing the mean and variability of cycle times in semiconductor manufacturing. In: *Proceedings of the International Symposium on Operations Research*, pp. 479–485 (1999)
187. Mittler, M., Schömig, A.: Comparison of dispatching rules for semiconductor manufacturing using large facility models. In: *Proceedings of the 1999 Winter Simulation Conference*, pp. 709–713 (1999)
188. Mladenović, N., Hansen, P.: Variable neighborhood search. *Comput. Oper. Res.* **24**(11), 1097–1100 (1997)
189. Mönch, L.: A genetic algorithm heuristic applied to stepper scheduling. In: *Proceedings of the International Conference on Modelling and Analysis of Semiconductor Manufacturing (MASM 2002)*, pp. 276–281 (2002)
190. Mönch, L.: Scheduling-Framework für Jobs auf parallelen Maschinen in komplexen Produktionssystemen. *WIRTSCHAFTSINFORMATIK* **46**(6), 470–480 (2004)
191. Mönch, L.: Simulation-based assessment of order release strategies for a distributed shifting bottleneck heuristic. In: *Proceedings of the 2005 Winter Simulation Conference*, pp. 2186–2193 (2005)
192. Mönch, L.: Simulation-based benchmarking of production control schemes for complex manufacturing systems. *Contr. Eng. Pract.* **15**(11), 1381–1393 (2007)
193. Mönch, L., Driessel, R.: A distributed shifting bottleneck heuristic for complex job shops. *Comput. Ind. Eng.* **49**(3), 363–380 (2005)
194. Mönch, L., Habenicht, I.: Simulation-based assessment of batching heuristics in semiconductor manufacturing. In: *Proceedings of the 2003 Winter Simulation Conference*, pp. 1338–1345 (2003)
195. Mönch, L., Stehli, M.: An ontology for production control of semiconductor manufacturing processes. In: *Proceedings First German Conference on Multi-agent System Technologies (MATES 2003)*, LNAI 2831, pp. 156–167 (2003)
196. Mönch, L., Stehli, M.: A content language for a hierarchically organized multi-agent-system for production control. In: *Proceedings Multi-Konferenz Wirtschaftsinformatik, Teilkonferenz “Coordination and Agent Technology in Value Networks”*, pp. 197–212 (2004)
197. Mönch, L., Zimmermann, J.: Improving the performance of dispatching rules in semiconductor manufacturing by iterative simulation. In: *Proceedings of the 2004 Winter Simulation Conference*, pp. 1881–1887 (2004)
198. Mönch, L., Zimmermann, J.: Simulation-based assessment of machine criticality measures for a shifting bottleneck heuristic in complex manufacturing systems. *Comput. Ind.* **58**(7), 644–655 (2007)
199. Mönch, L., Zimmermann, J.: Providing production planning and control functionality by web services: state of the art and experiences with prototypes. In: *Proceedings of the 5th Annual IEEE Conference on Automation Science and Engineering*, pp. 495–500 (2009)
200. Mönch, L., Zimmermann, J.: A computational study of a shifting bottleneck heuristic for multi-product complex job shops. *Prod. Plann. Contr.* **22**(1), 25–40 (2011)

201. Mönch, L., Prause, M., Schmalfuß, V.: Simulation-based solution of load-balancing problems in the photolithography area of a semiconductor wafer fabrication facility. In: Proceedings of the 2001 Winter Simulation Conference, pp. 1170–1177 (2001)
202. Mönch, L., Rose, O., Sturm, R.: A simulation framework for the performance assessment of shop-floor control systems. *SIMULATION—Transactions of the Society of Modeling and Simulation International* **79**(3), 163–170 (2003)
203. Mönch, L., Balasubramanian, H., Fowler, J.W., Pfund, M.E.: Heuristic scheduling of jobs on parallel batch machines with incompatible job families and unequal ready times. *Comput. Oper. Res.* **32**(11), 2731–2750 (2005)
204. Mönch, L., Stehli, M., Zimmermann, J., Habenicht, I.: The FABMAS multi-agent-system prototype for production control of wafer fabs: design, implementation and performance assessment. *Prod. Plann. Contr.* **17**(7), 701–716 (2006)
205. Mönch, L., Zimmermann, J., Otto, P.: Machine learning techniques for scheduling jobs with incompatible families and unequal ready times on parallel batch machines. *J. Eng. Appl. Artif. Intell.* **19**(3), 235–245 (2006)
206. Mönch, L., Schabacker, R., Pabst, D., Fowler, J.W.: Genetic algorithm-based subproblem solution procedures for a modified shifting bottleneck heuristic for complex job shops. *Eur. J. Oper. Res.* **177**(3), 2100–2118 (2007)
207. Mönch, L., Fowler, J.W., Mason, S.J., Dauzère-Pérès, S., Rose, O.: A survey of problems, solution techniques, and future challenges in scheduling semiconductor manufacturing operations. *J. Scheduling* **14**(6), 583–599 (2011)
208. Montgomery, D.C.: *Design and Analysis of Experiments*, 5th edn. Wiley, New York (2001)
209. Montoya-Torres, J.R.: A literature survey on the design approaches and operational issues of automated wafer-transport systems for wafer fabs. *Prod. Plann. Contr.* **17**(7), 648–663 (2006)
210. Mosley, S.A., Teyner, T., Uzsoy, R.: Maintenance scheduling and staffing policies in a wafer fabrication facility operating under theory of constraints. *IEEE Trans. Semicond. Manuf.* **11**(2), 316–323 (1998)
211. Moyne, J., del Castillo, E.D., Hurwitz, A.: *Run-to-Run Control in Semiconductor Manufacturing*. CRC Press, Chichester (2001)
212. Myers, R.H., Montgomery, D.C., Anderson-Cook, C.M.: *Response Surface Methodology: Process and Product Optimization Using Designed Experiments*, 3rd edn. Wiley, New Jersey (2009)
213. Najmi, A., Lozinski, C.: Managing factory productivity using object-oriented simulation for setting shift production targets in VLSI manufacturing. In: Proceedings AUTOFACT '89, pp. (3–1)–(3–14) (1989)
214. Nemhauser, G., Wolsey, L.A.: *Integer and Combinatorial Optimization*, 3rd edn. Wiley, New York (1999)
215. Nowicki, E., Smutnicki, C.: An advanced tabu search algorithm for the job shop problem. *J. Scheduling* **8**(2), 145–159 (2005)
216. Occhino, T.J.: Capacity planning model: the important inputs, formulas, and benefits. In: Proceedings of the 2000 IEEE/SEMI Advanced Semiconductor Manufacturing Conference, pp. 455–458 (2000)
217. Odell, J.J., Parunak, H.V.D., Fleischer, M.: Modeling agent organizations using roles. *Software Syst. Model.* **2**(2), 76–81 (2003)
218. Oechsner, S., Rose, O.: A filtered beam search approach to scheduling cluster tools in semiconductor manufacturing. In: Proceedings of the Industrial Engineering Research Conference (2005)
219. Oechsner, S., Rose, O.: Scheduling cluster tools using filtered beam search and recipe comparison. In: Proceedings of the 2005 Winter Simulation Conference, pp. 2203–2210 (2005)

220. OR-Library: OR-Library: a collection of test data sets for a variety of Operations Research (OR) problems (2008). <http://people.brunel.ac.uk/~mastjjb/jeb/info.html>
221. Osisek, V., Aytug, H.: Discovering subproblem prioritization rules for shifting bottleneck algorithms. *J. Intell. Manuf.* **15**(1), 55–67 (2003)
222. Ovacik, I.M., Uzsoy, R.: Rolling horizon procedures for dynamic parallel machine scheduling with sequence dependent setup times. *Int. J. Prod. Res.* **33**(11), 3173–3192 (1995)
223. Ovacik, I.M., Uzsoy, R.: *Decomposition Methods for Complex Factory Scheduling Problems*. Kluwer, Norwell (1997)
224. Ozturk, O., Coburn, M.B., Kitterman, S.: Conceptualization, design and implementation of a static capacity model. In: *Proceedings of the 2003 Winter Simulation Conference*, pp. 1373–1376 (2003)
225. Pabst, D.: Handling precedence constraints for the shifting bottleneck heuristic applied in a dynamic semiconductor manufacturing environment. Master's thesis, Institut für Informatik, Universität Würzburg, Würzburg (2003)
226. Pahl, J., Voß, S., Woodruff, D.L.: Production planning with load dependent lead times: an update of research. *Ann. Oper. Res.* **153**(1), 297–345 (2007)
227. Pain, A.R., Reeves, C.R.: Genetic algorithm optimization software class libraries. In: Voß, S., Woodruff, D.L. (eds.) *Optimization Software Class Libraries*, pp. 295–329. Springer, New York (2002)
228. Park, S., Fowler, J.W., Carlyle, M.W., Hickie, M.: Assessment of potential gains in productivity due to proactive reticle management using discrete event simulation. In: *Proceedings of the 1999 Winter Simulation Conference*, pp. 856–864 (1999)
229. Park, Y., Kim, S., Lee, Y.-H.: Scheduling jobs on parallel machines applying neural networks and heuristic rules. *Comput. Ind. Eng.* **38**(1), 189–202 (2000)
230. Park, S., Fowler, J.W., Mackulak, G.T., Keats, J.B., Carlyle, W.M.: D-optimal sequential experiments for generating a simulation-based cycle time-throughput curve. *Oper. Res.* **50**(6), 981–990 (2002)
231. Peikert, A., Thoma, J., Brown, S.: A rapid modeling technique for measurable improvements in factory performance. In: *Proceedings of the 1998 Winter Simulation Conference*, pp. 1011–1016 (1998)
232. Perez, I.C., Fowler, J.W., Carlyle, W.M.: Minimizing total weighted tardiness on a single batch processing machine with incompatible job families. *Comput. Oper. Res.* **32**(2), 327–341 (2005)
233. Pfeiffer, A., Kadar, B., Monostori, L.: Stability-oriented evaluation of rescheduling strategies by using simulation. *Comput. Ind.* **58**(7), 630–643 (2007)
234. Pfund, M.E., Mason, S.J., Fowler, J.W.: Semiconductor manufacturing scheduling and dispatching. In: Herrmann, J.W. (ed.) *Handbook of Production Scheduling*, pp. 213–241. Springer, New York (2006)
235. Pfund, M.E., Balasubramanian, H., Fowler, J.W., Mason, S.J., Rose, O.: A multi-criteria approach for scheduling semiconductor wafer fabrication facilities. *J. Scheduling* **11**(1), 29–47 (2008)
236. Pfund, M.E., Fowler, J.W., Gadkari, A., Chen, Y.: Scheduling jobs on parallel machines with setup times and ready times. *Comput. Ind. Eng.* **54**(4), 764–782 (2008)
237. Pickardt, C., Branke, J., Hildebrandt, T., Heger, J., Scholz-Reiter, B.: Generating dispatching rules in semiconductor manufacturing to minimize weighted tardiness. In: *Proceedings of the 2010 Winter Simulation Conference*, pp. 2504–2515 (2010)
238. Pickerill, J.: Better cycle time and on-time delivery via real-time dispatching. *Solid State Tech.* **43**(6), 151–154 (2000)

239. Pillai, D.D., Bass, E.L., Dempsey, J.C., Yellig, E.J.: 300-mm full-factory simulations for 90- and 65-nm IC manufacturing. *IEEE Trans. Semicond. Manuf.* **17**(3), 292–298 (2004)
240. Pinedo, M.: *Scheduling: Theory, Algorithms, and Systems*, 3rd edn. Springer, New York (2008)
241. Pinedo, M., Chao, X.: *Operations Scheduling with Applications in Manufacturing and Services*. Irwin McGraw-Hill, New York (1999)
242. Pinedo, M., Singer, M.: A shifting bottleneck heuristic for minimizing the total weighted tardiness in a job shop. *Nav. Res. Logist.* **46**(1), 1–17 (1999)
243. Pochet, Y., Wolsey, L.A.: *Production Planning by Mixed Integer Programming*. Springer, New York (2006)
244. Ponsignon, T., Mönch, L.: Architecture for simulation-based performance assessment of planning approaches in semiconductor manufacturing. In: *Proceedings of the 2010 Winter Simulation Conference*, pp. 3341–3349 (2010)
245. Ponsignon, T., Mönch, L.: Heuristic approaches for master planning in semiconductor manufacturing. *Comput. Oper. Res.* **39**(3), 479–491 (2012)
246. Potoradi, J., Boon, O.S., Mason, S.J., Fowler, J.W., Pfund, M.E.: Using simulation-based scheduling to maximize demand fulfillment in a semiconductor assembly facility. In: *Proceedings of the 2002 Winter Simulation Conference*, pp. 1857–1861 (2002)
247. Potts, C.N., Kovalyov, M.Y.: Scheduling with batching: a review. *Eur. J. Oper. Res.* **120**(2), 228–249 (2000)
248. Preiss, B.R.: *Data Structures and Algorithms with Object-Oriented Design Patterns in C++*. Wiley, Chichester (1999)
249. Pukelsheim, F.: *Optimal Design of Experiments*. SIAM, Philadelphia (2006)
250. Qi, C., Sivakumar, A.I., Gershwin, S.B.: Impact of production control and system factors in semiconductor wafer fabrication. *IEEE Trans. Semicond. Manuf.* **21**(3), 376–389 (2008)
251. Qi, C., Sivakumar, A.I., Gershwin, S.B.: An efficient new job release control methodology. *Int. J. Prod. Res.* **47**(3), 703–731 (2009)
252. Qiu, R.G.: E-manufacturing: the keystone of a plant-wide real time information system. *J. Chin. Inst. Ind. Eng.* **20**(3), 266–274 (2003)
253. Qiu, R.G.: A service-oriented integration framework for semiconductor manufacturing systems. *Int. J. Manuf. Tech. Manag.* **10**(2/3), 177–191 (2007)
254. Qu, P., Mason, S.J.: Metaheuristic scheduling of 300mm lots containing multiple orders. *IEEE Trans. Semicond. Manuf.* **18**(4), 633–643 (2005)
255. Qiu, R.G., Zhou, M.: Mighty MESs: state-of-the-art and future manufacturing execution systems. *IEEE Robot. Autom. Mag.* **80**(1), 19–25 (2004)
256. Ragatz, G.L., Mabert, V.A.: An evaluation of order release mechanisms in a job-shop environment. *Decis. Sci.* **19**(1), 167–189 (1988)
257. Rardin, R.L., Uzsoy, R.: Experimental evaluation of heuristic optimization algorithms: a tutorial. *J. Heuristics* **7**(3), 261–304 (2001)
258. Rastogi, A.P., Fowler, J.W., Carlyle, W.M., Araz, O.M., Maltz, A., Büke, B.: Supply network capacity planning for semiconductor manufacturing with uncertain demand and correlation in demand considerations. *Int. J. Prod. Econ.* **134**(2), 322–332 (2011)
259. Reichelt, D., Mönch, L.: Multiobjective scheduling of jobs with incompatible families on parallel batch machines. In: *Proceedings EvoCop 2006, LNCS 3906*, pp. 209–221 (2006)
260. Robinson, J., Fowler, J.W., Bard, J.F.: The use of upstream and downstream information in scheduling semiconductor batch operations. *Int. J. Prod. Res.* **33**(7), 1849–1869 (1995)
261. Robinson, J., Fowler, J.W., Bard, J.F.: A review of real-time control strategies for furnace batch sizing in semiconductor manufacturing. Technical report, FabTime Inc. (2000)

262. Roderick, L.M., Phillips, D.T., Hogg, G.L.: A comparison of order release strategies in production control systems. *Int. J. Prod. Res.* **30**(3), 611–626 (1992)
263. Rose, O.: WIP evolution of a semiconductor factory after a bottleneck work-center breakdown. In: *Proceedings of the 1998 Winter Simulation Conference*, pp. 997–1003 (1998)
264. Rose, O.: CONLOAD—a new lot release rule for semiconductor wafer fabs. In: *Proceedings of the 1999 Winter Simulation Conference*, pp. 850–855 (1999)
265. Rose, O.: Why do simple wafer fab models fail in certain scenarios? In: *Proceedings of the 2000 Winter Simulation Conference*, pp. 1481–1490 (2000)
266. Rose, O.: CONWIP-like lot release for a wafer fabrication facility with dynamic load changes. In: *Proceedings of the SMOMS '01 (ASTC '01)*, pp. 41–46 (2001)
267. Rose, O.: The shortest processing time first (SPTF) dispatch rule and some variants in semiconductor manufacturing. In: *Proceedings of the 2001 Winter Simulation Conference*, pp. 1220–1224 (2001)
268. Rose, O.: Some issues of the critical ratio dispatch rule in semiconductor manufacturing. In: *Proceedings of the 2002 Winter Simulation Conference*, pp. 1401–1405 (2002)
269. Rose, O.: Improved simple simulation models for semiconductor wafer factories. In: *Proceedings of the 2007 Winter Simulation Conference*, pp. 1708–1712 (2007)
270. Rothlauf, F.: *Representations for Genetic and Evolutionary Algorithms*, 2nd edn. Springer, Berlin (2006)
271. Roundy, R.: Report on practices related to demand forecasting for semiconductor products. Technical report, School of Operations Research and Industrial Engineering, Cornell University (2001)
272. Rudolph, G.: Convergence analysis of canonical genetic algorithms. *IEEE Trans. Neural Network* **5**(1), 96–101 (1994)
273. Russell, S.J., Norvig, P.: *Artificial Intelligence—A Modern Approach*, 2nd edn. Prentice Hall, New Jersey (2003)
274. Sarin, S.C., Varadarajan, A., Wang, L.: A survey of dispatching rules for operational control in wafer fabrication. *Prod. Plann. Contr.* **22**(1), 4–24 (2011)
275. Scholl, W., Domaschke, J.: Implementation of modeling and simulation in semiconductor wafer fabrication with time constraints between wet etch and furnace operations. *IEEE Trans. Semicond. Manuf.* **13**(3), 273–277 (2000)
276. Schömig, A., Fowler, J.W.: Modeling semiconductor manufacturing operations. In: *Proceedings of the 9th ASIM Dedicated Conference Simulation in Production and Logistics*, pp. 55–64 (2000)
277. Schömig, A., Rose, O.: On the suitability of the Weibull distribution for the approximation of machine failures. In: *Proceedings of the 2003 Industrial Engineering Research Conference* (2003)
278. Schulz, M., Stanley, T.D., Renelt, B., Sturm, R., Schwertschlagel, O.: Simulation based decision support for future 300mm automated material handling. In: *Proceedings of the 2000 Winter Simulation Conference*, pp. 1518–1522 (2000)
279. SEMATECH. Computer Integrated Manufacturing (CIM) framework specification 2.0 (1997). <http://www.sematech.org/docubase/document/1697jeng.pdf>
280. SEMI-E10-0304E. Specification for definition and measurement of equipment reliability, availability, and maintainability (RAM) (2004)
281. Shanthikumar, J.G., Ding, S., Zhang, M.T.: Queueing theory for semiconductor manufacturing systems: a survey and open problems. *IEEE Trans. Autom. Sci. Eng.* **4**(4), 513–522 (2007)
282. Shikalgar, S.T., Fronckowiak, D., MacNair, E.A.: 300mm wafer fabrication line simulation model. In: *Proceedings of the 2002 Winter Simulation Conference*, pp. 1365–1368 (2002)
283. Simchi-Levi, D., Kaminsky, P., Simchi-Levi, E.: *Designing and Managing the Supply Chain*. McGraw-Hill, Boston (2000)

284. Sivakumar, A.I.: Multiobjective dynamic scheduling using discrete event simulation. *Int. J. Comput. Integrated Manuf.* **14**(2), 154–167 (2001)
285. Sivakumar, A.I., Gupta, A.K.: Online multiobjective Pareto optimal dynamic scheduling of semiconductor back-end using conjunctive simulated scheduling. *IEEE Trans. Electron. Packag. Manuf.* **29**(2), 99–109 (2006)
286. Sobeyko, O., Mönch, L.: Genetic algorithms to solve a single machine multiple orders per job scheduling problem. In: *Proceedings of the 2010 Winter Simulation Conference*, pp. 2493–2503 (2010)
287. Solomon, L., Fowler, J.W., Pfund, M.E., Jensen, P.H.: The inclusion of future arrivals and downstream setups into wafer fabrication batch processing decisions. *J. Electron. Manuf.* **11**(2), 149–159 (2002)
288. Sourirajan, K., Uzsoy, R.: Hybrid decomposition heuristics for solving large-scale scheduling problems in semiconductor wafer fabrication. *J. Scheduling* **10**(1), 41–65 (2007)
289. Spearman, M.L., Hopp, W.J., Woodruff, D.L.: A hierarchical control architecture for constant work-in-process (CONWIP) production systems. *J. Manuf. Oper. Manag.* **2**(3), 147–171 (1989)
290. Spearman, M.L., Woodruff, D.L., Hopp, W.J.: CONWIP: a pull alternative to Kanban. *Int. J. Prod. Res.* **28**(5), 879–894 (1990)
291. Spier, J., Kempf, K.: Simulation of emergent behavior in manufacturing systems. In: *Proceedings of the 1995 IEEE/SEMI Advanced Semiconductor Manufacturing Conference*, pp. 90–94 (1995)
292. Srinivasan, A., Carey, M., Morton, T.E.: Resource pricing and aggregate scheduling in manufacturing systems. GSIA Working Papers 88-89-58, Carnegie Mellon University, Tepper School of Business, Pittsburgh (1988)
293. Stray, J., Fowler, J.W., Carlyle, W.M., Rastogi, A.P.: Enterprise-wide strategic and logistics planning for semiconductor manufacturing. *IEEE Trans. Semicond. Manuf.* **19**(2), 259–268 (2006)
294. Sze, S.M.: *Semiconductor Devices: Physics and Technology*, 2nd edn. Wiley, New York (2001)
295. Tay, J.C., Ho, N.B.: Evolving dispatching rules using genetic programming for solving multi-objective flexible job-shop problems. *Comput. Ind. Eng.* **54**(3), 453–473 (2008)
296. Thiel, M.: *Simulationsbasierte Reihenfolgeplanung in der Halbleiterindustrie*. PhD thesis, Technical University of Ilmenau (2001)
297. Thiel, M., Schulz, R., Gmilkowsky, P.: Simulation-based production control in the semiconductor industry. In: *Proceedings of the 1998 Winter Simulation Conference*, pp. 1029–1033 (1998)
298. T'kindt, V., Billaut, J.-C.: *Multicriteria Scheduling: Theory, Models and Algorithms*, 2nd edn. Springer, Berlin (2006)
299. Turban, E., Aronson, J.E., Liang, T.-P.: *Decision Support Systems and Intelligent Systems*, 7th edn. Prentice Hall, USA (2005)
300. Tyan, J.C., Du, T.C., Chen, J.C., Chang, I.-H.: Multiple response optimization in an fully automated FAB: an integrated tool and vehicle dispatching strategy. *Comput. Ind. Eng.* **46**(1), 121–139 (2004)
301. Upasani, A.A., Uzsoy, R.: Integrating a decomposition procedure with problem reduction for factory scheduling with disruptions: a simulation study. *Int. J. Prod. Res.* **46**(21), 5883–5905 (2008)
302. Upasani, A.A., Uzsoy, R., Sourirajan, K.: A problem reduction approach for scheduling semiconductor wafer fabrication facilities. *IEEE Trans. Semicond. Manuf.* **19**(2), 216–225 (2006)
303. Uzsoy, R.: Scheduling batch processing machines with incompatible job families. *Int. J. Prod. Res.* **33**(10), 2685–2708 (1995)

304. Uzsoy, R., Wang, C.-S.: Performance of decomposition procedures for job shop scheduling problems with bottleneck machines. *Int. J. Prod. Res.* **38**(6), 1271–1286 (2000)
305. Uzsoy, R., Martin-Vega, L.A., Lee, C.Y., Leonard, P.: Production scheduling algorithms for a semiconductor test facility. *IEEE Trans. Semicond. Manuf.* **4**(4), 270–280 (1991)
306. Uzsoy, R., Lee, C.-Y., Martin-Vega, L.: A review of production planning and scheduling models in the semiconductor industry—Part I: system characteristics, performance evaluation and production planning. *IIE Trans. Scheduling Logistics* **24**(4), 47–61 (1992)
307. Uzsoy, R., Lee, C.-Y., Martin-Vega, L.: A review of production planning and scheduling models in the semiconductor industry—Part II: shop floor control. *IIE Trans. Scheduling Logistics* **26**(5), 44–55 (1994)
308. van Beers, W.C.M., Kleijnen, J.P.C.: Kriging for interpolation in random simulation. *J. Oper. Res. Soc.* **54**, 255–262 (2003)
309. van Beers, W.C.M., Kleijnen, J.P.C.: Kriging in simulation: a survey. In: *Proceedings of the 2004 Winter Simulation Conference*, pp. 113–121 (2004)
310. Van Brussel, H., Wyns, J., Valckenaers, P., Bongaerts, L., Peeters, P.: Reference architecture for holonic manufacturing systems: PROSA. *Comput. Ind.* **37**(3), 255–274 (1998)
311. Vepsalainen, A.P.J., Morton, T.E.: Priority rules for job shops with weighted tardiness costs. *Manag. Sci.* **33**(8), 1035–1047 (1987)
312. Vepsalainen, A.P.J., Morton, T.E.: Improving local priority rules with global lead-time estimates: a simulation study. *J. Manuf. Oper. Manag.* **1**, 102–118 (1988)
313. Vieira, G.E.: A practical view of the complexity in developing master production schedules: fundamentals, examples, and implementation. In: Herrmann, J.W. (ed.) *Handbook of Production Scheduling*, pp. 149–176. Springer, New York (2006)
314. Vieira, G.E., Herrmann, J.W., Lin, E.: Rescheduling manufacturing systems: a framework of strategies, policies, and methods. *J. Scheduling* **6**(1), 39–62 (2003)
315. Wall, M.: GAlib: A C++ library of genetic algorithm components (2010) <http://lancet.mit.edu/ga/>
316. Wang, F.K., Lin, J.T.: Performance evaluation of an automated material handling system for a wafer fab. *Robot. Comput. Integrated Manuf.* **20**(2), 91–100 (2004)
317. Weigert, G., Klemmt, A., Horn, S.: Design and validation of heuristic algorithms for simulation-based scheduling of a semiconductor backend facility. *Int. J. Prod. Res.* **47**(8), 2165–2183 (2009)
318. Wein, L.M.: Scheduling semiconductor wafer fabrication. *IEEE Trans. Semicond. Manuf.* **1**(3), 115–130 (1988)
319. Weiss, G.: *Multiagent Systems: A Modern Approach to Distributed Artificial Intelligence*. MIT Press, Cambridge, Massachusetts (1999)
320. Weng, W.W., Leachman, R.C.: An improved methodology for real-time production decisions at batch-process work stations. *IEEE Trans. Semicond. Manuf.* **6**(3), 219–225 (1993)
321. Werner, S., Horn, S., Weigert, G., Jähmig, T.: Simulation based scheduling system in a semiconductor backend facility. In: *Proceedings of the 2006 Winter Simulation Conference*, pp. 1741–1748 (2006)
322. Wight, O.W.: Input/output control: a real handle on lead time. *J. Prod. Inventory Manag.* **11**(3), 9–31 (1970)
323. Witte, J.D.: Using static capacity modeling techniques in semiconductor manufacturing. In: *Proceedings of the 1996 IEEE/SEMI Advanced Semiconductor Manufacturing Conference*, pp. 31–35 (1996)

324. Wooldridge, M.: *An Introduction to Multiagent Systems*, 2nd edn. Wiley, Chichester (2009)
325. Yang, F., Ankenman, B.E., Nelson, B.L.: Efficient generation of cycle time-throughput curves through simulation and metamodeling. *Nav. Res. Logist.* **54**(1), 78–93 (2007)
326. Yang, F., Liu, J., Nelson, B.L., Ankenman, B.E., Tongaralak, M.: Metamodelling for cycle time-throughput-product mix surfaces using progressive model fitting. *Prod. Plann. Contr.* **22**(1), 50–68 (2011)
327. Yeung, T.G., Mason, S.J.: Using real options analysis to value reoptimization options in the shifting bottleneck heuristic. *Nav. Res. Logist.* **53**(4), 285–297 (2006)
328. Yoon, H.J., Shen, W.: A multi-agent based decision making system for semiconductor wafer fabrication with hard temporal constraints. *IEEE Trans. Semicond. Manuf.* **21**(1), 83–91 (2008)
329. Yugma, C., Dauzère-Pérès, S., Derreumaux, A., Sibille, O.: A batch optimization software for diffusion area scheduling in semiconductor manufacturing. In: *Proceedings of the 2008 IEEE/SEMI Advanced Semiconductor Manufacturing Conference*, pp. 327–332 (2008)
330. Yurtsever, T., Kutanoglu, E., Johns, J.: Heuristic based scheduling system for diffusion in semiconductor manufacturing. In: *Proceedings of the 2009 Winter Simulation Conference*, pp. 1677–1685 (2009)
331. Zambonelli, F., Jennings, N.R., Wooldridge, M.: Developing multiagent systems: the Gaia methodology. *ACM Trans. Software Eng. Methodol.* **12**(3), 317–370 (2003)
332. Zimmermann, J., Mönch, L., Otto, P.: On the parameterization of dispatching rules in manufacturing. In: *Proceedings of the 49th International Scientific Colloquium*, Technical University of Ilmenau, pp. 74–79 (2004)

Index

A

- Advanced Planning System (APS), 10, 248
- Advanced Process Control (APC), 250, 263
- agent, 9
 - decision-making, 257
 - staff, 257
- assembly, 12, 25
- Automated Material Handling System (AMHS), 10, 19, 155
- Available-to-Promise (ATP), 265

B

- back-end, 12
- base process (BP), 14
- base system (BS), 13
- batch, 16, 106
- batching
 - parallel, 107
 - serial, 106
- batching rule, 79
 - Batched Apparent Tardiness Cost (BATC) rule, 80, 91
 - Dynamic Batching Heuristic (DBH), 81
 - Full Batch Policy (MBSF), 80
 - Greedy Batch Policy (MBSG), 80
 - look-ahead, 81
 - Minimum Batch Size (MBS), 80
 - Minimum Cost Rate (MCR), 90
 - Next Arrival Control Heuristic (NACH), 84
- beam search, 34, 119
- binning, 26
- blackboard-type data layer, 62, 98, 163, 254

- branch-and-bound, 33
- buffer, 15
- burn-in, 26

C

- Capable-To-Promise (CTP), 265
- Capacity Allocation Routine (CAR), 143
- capacity planning, 219
 - short term, 207
- chip, 1, 11
- clearing function, 241
 - allocated (ACF), 243
- cluster tool, 16
 - external scheduling, 107
 - internal scheduling, 107
- control process (CP), 14
- control system (CS), 14
- cycle time (CT), 41
 - average, 56
 - load-dependent, 231
- cycle time throughput curve, 231

D

- delayed precedence constraint, 157
- design of experiments, 60
- desirability function approach, 58
- diffusion, 20
- disjunctive graph, 149
- dispatching, 27
- dispatching rule, 65
 - Apparent Tardiness Cost (ATC), 75
 - Apparent Tardiness Cost with Setups (ATCS), 76
- automated discovery, 101
- blended, 98
- composite, 66, 74

- dispatching rule (*cont.*)
 - Critical Ratio (CR), 74
 - Earliest Due Date (EDD), 68
 - Farthest Job First (FJF), 73
 - Fewest Lots in the Next Queue (FLNQ), 69
 - First-In-First-Out (FIFO), 42, 68
 - Flow Control (FC), 70
 - Global ATCS (GATCS), 97
 - Highest Value First (HVF), 69
 - Last-In-First-Out (LIFO), 42
 - Least Setup Cost (LSC), 70
 - Least Slack (LS), 70
 - Line Balance (LB), 100
 - Longest Processing Time (LPT), 69
 - Longest Waiting Time (LWT), 73
 - look-ahead, 66, 81
 - Nearest Job First (NJF), 73
 - Operational Due Date (ODD), 68
 - Shortest Processing Time (SPT), 68
 - Shortest Remaining Processing Time (SRPT), 69
 - Weighted Shortest Processing Time (WSPT), 69
- dispatching system, 253
- due date, 23
- dynamic programming, 37
- E**
- Enterprise Resource Planning (ERP)
 - system, 264
- enterprise-wide semiconductor planning, 222
- Equipment Engineering System (EES), 263
- Equipment Management and Maintenance System (EMMS), 263
- etch, 21
- F**
- Fault Detection and Classification (FDC), 263
- film deposition, 20
- final test, 25
- first-fit decreasing (FFD) heuristic, 144, 147
- flow shop, 21
 - flexible, 25, 106
 - reentrant, 25
- fluctuation smoothing policy, 70
 - Mean Cycle Time (FSMCT), 71
 - Variance of Cycle Time (FSVCT), 71
 - Variance of Lateness (FSVL), 71
- front-end, 12
- Front-Opening Unified Pod (FOUP), 10
- full factory scheduling, 149
- G**
- genetic algorithm (GA), 40, 126, 219
 - grouping (GGA), 148
- genetic programming (GP), 103
- H**
- handler, 26
- heuristic, 33
- I**
- incompatible job family, 22, 79, 110, 131
- inductive decision tree, 54
- infinite capacity approach (ICA), 167, 256
- information system (IS), 13
- integrated circuit (IC), 1
- interbay system, 18
- intraday system, 18
- ion implantation, 21
- J**
- job, 12
- job processing system (JS), 13
- job shop, 21
 - complex, 25, 106
 - flexible, 25, 106
 - reentrant, 25
- K**
- Kingman diffusion approximation, 43
- L**
- lateness, 57
- layer, 11, 20
- learning system, 53
- linear programming (LP), 35
- Little's Law, 42
- load board, 18
- load lock, 16
- load port, 19, 24
- local search, 39, 135
- lot, 12
- M**
- machine, 13
 - batch processing, 16
 - dedication, 17
 - single, 15, 106
 - state, 15
- machine breakdown
 - time-to-failure (TTF), 45
 - time-to-repair (TTR), 45
- makespan, 56, 119, 124

- Manufacturing Execution System (MES), 7, 248, 251
 manufacturing resources planning (MRP II), 264
 mask, 18, 20
 master planning, 215, 265
 Material Control System (MCS), 10, 28, 263
 material flow system (MS), 13
 material requirements planning (MRP), 178, 264
 metaheuristic, 38, 50
 mixed integer programming (MIP), 34
 model, 30
 - decision, 32
 - descriptive, 31
 - deterministic, 31
 - dynamic, 31
 - optimization, 32
 - prescriptive, 31
 - static, 31
 - stochastic, 31
 multi-agent-system, 10, 260, 262
 Multiple Orders per Job (MOJ), 107, 144
 - lot processing, 145
 - single item processing, 145
- N**
- neighborhood
 - search, 38
 - structure, 38
 neural network, 53
- O**
- operation, 20
 operational system (OS), 14
 optimization
 - discrete, 33
 - simulation-based, 50
 order release, 27, 177
 - optimization-based, 196
 - simulation-based, 193
 Overall Equipment Effectiveness (OEE), 254
 Overhead Hoist Transportation (OHT), 19
 Overhead Hoist Vehicle (OHV), 19
 oxidation, 20
- P**
- parallel machine, 106
 - identical, 106
 - unrelated, 106
 Pareto optimality, 170
 performance assessment, 55
 - scheme, 55
 - simulation-based, 62
 photolithography, 20
 pipelining, 24
 planarization, 21
 planning process (PP), 14
 planning system (PS), 14
 priority index, 66
 probe, 11
 process flow, 14, 21
 process step, 14, 20
 processing time, 21
 - family-dependent, 22
 - sequence-dependent, 107
 Product Resource Order Staff Architecture (PROSA), 256
 production planning, 26, 231
 production planning and control (PPC)
 - hierarchy, 27
 pull approach, 178
 push approach, 178
- Q**
- queueing theory
 - Kendall notation, 43
 - network, 43
 - system, 41
- R**
- ready time, 106, 132, 138
 Real Time Dispatcher (RTD), 253
 recipe, 14, 24
 reentrant flow, 21, 22
 rescheduling, 166
 resource, 13, 27
 - auxiliary, 14, 18
 - secondary, 14
 response surface, 52
 reticle, 18, 138, 143
 rework, 21
 rule-based system, 94, 253
- S**
- scheduling, 27, 105
 - deterministic, 105
 - list, 67, 162
 - multicriteria, 169
 - notation scheme, 106
 - simulation-based, 108
 - system, 255
 send-ahead wafer, 142, 143
 sequence-dependent setup time, 23, 123

- service oriented architecture (SOA), 250
 - shifting bottleneck heuristic (SBH), 156
 - distributed (DSBH), 166, 256
 - machine criticality measure, 159, 160
 - reoptimization, 160
 - subproblem, 157
 - subproblem solution procedure (SSP), 159
 - simulated annealing (SA), 39
 - simulation, 44
 - continuous, 44
 - discrete-event, 44
 - iterative, 51, 239
 - sort, 11
 - Starvation Avoidance (SA), 180
 - Statistical Process Control (SPC), 263
 - stepper, 20, 131, 142, 143
 - stochastic programming, 35, 221, 230
 - stocker, 18
 - supply network planning, 26, 265
 - system, 13
- T**
- tabu search, 40, 140
 - tardiness, 57
 - technology, 21
- tester, 26
- throughput (TP), 56
 - time constraints, 23
 - time window decomposition heuristic (TWDH), 134
- U**
- Under Track Storage (UTS), 19
- V**
- variable neighborhood search (VNS), 40, 135
 - Virtual Metrology (VM), 263
- W**
- wafer, 1, 11
 - wafer fabrication, 2
 - work area, 15, 166
 - work center, 15
 - work-in-process (WIP), 42
 - working object, 14
 - Workload Regulation (WR), 181
- Y**
- yield, 21